### ECEN474: (Analog) VLSI Circuit Design Fall 2011

### Lecture 26: Transimpedance Amplifiers (TIAs)




Sebastian Hoyos Analog & Mixed-Signal Center Texas A&M University


# Agenda

- Transimpedance Amplifiers
  - Common-Gate TIAs
  - Feedback TIAs
- Material is related primarily to Project #6

# Transimpedance Amplifier (TIA)




## **Optical Receiver Front-End**




### **Resistive Front-End**

[Razavi]




 Direct trade-offs between transimpedance, bandwidth, and noise performance

# Common-Gate TIA



 Input resistance (input bandwidth) and transimpedance are decoupled


### Common-Gate TIA Frequency Response



Neglecting transistor 
$$\mathbf{r}_{o}$$
:  $\frac{v_{out}}{i_{in}} = \frac{R_D}{\left(1 + s \frac{C_{in}}{g_{m1} + g_{mb1}}\right) \left(1 + s R_D C_{out}\right)}$ 

 Often the input pole may dominate due to large photodiode capacitance (100 – 500fF)

# Common-Gate TIA Noise



Neglecting transistor  $r_0$ :


$$\overline{V_{n,out}^2} = \left(\overline{I_{n,M2}^2} + \overline{I_{n,RD}^2}\right) R_D^2 = 4kT \left(\frac{2}{3}g_{m2} + \frac{1}{R_D}\right) R_D^2 \quad \left(\frac{\mathbf{V}^2}{\mathbf{Hz}}\right)$$
$$\overline{I_{n,in}^2} = 4kT \left(\frac{2}{3}g_{m2} + \frac{1}{R_D}\right) \quad \left(\frac{\mathbf{A}^2}{\mathbf{Hz}}\right)$$

- Both the bias current source and RD contribute to the input noise current
- RD can be increased to reduce noise, but voltage headroom can limit this
- Common-gate TIAs are generally not for low-noise applications
- However, they are relatively simple to design with high stability

# Regulated Cascode (RGC) TIA

A packaged low-noise high-speed regulated cascode transimpedance amplifier

using a 0.6µm N-well CMOS technology



Sung Min Park and C. Toumazou





Figure 1. Schematic diagram of the regulated cascode (RGC) input stage

# CMOS 20GHz TIA

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 6, JUNE 2004

A Low-Power 20-GHz 52-dBΩ Transimpedance Amplifier in 80-nm CMOS

Christian Kromer, Member, IEEE, Gion Sialm, Thomas Morf, Member, IEEE, Martin L. Schmatz, Member, IEEE, Frank Ellinger, Member, IEEE, Daniel Erni, Member, IEEE, and Heinz Jäckel, Member, IEEE




$$Z_{i} \approx \frac{1}{g_{m1} (1 + |A_{2}A_{3}|) + j\omega C_{i,tot}}$$
$$A_{2} = g_{m2}R_{2} \quad A_{3} = -g_{m3}R_{3}$$

885

 Inductors provide bandwidth extension at zero power cost, but very large area cost

# Feedback TIA w/ Ideal Amplifier

[Sackinger]



- Input bandwidth is extended by the factor A+1
- Transimpedance is approximately R<sub>F</sub>
- Can make R<sub>F</sub> large without worrying about voltage headroom considerations

#### Feedback TIA w/ Finite Amplifier Bandwidth

 $A(s) = \frac{A}{1 + \frac{s}{1 + \frac{s}{1 + sT_A}}} = \frac{A}{1 + sT_A}$ [Sackinger] R<sub>F</sub>  $Z_T(s) = -R_T\left(\frac{1}{1+s/(\omega_0 O) + s^2/\omega^2}\right)$ C<sub>D</sub>  $R_T = \frac{A}{A+1}R_F$ V<sub>O</sub> -**A**(s)  $\omega_o = \sqrt{\frac{A+1}{R_E C_T T_L}}$  $Q = \frac{\sqrt{(A+1)R_F C_T T_A}}{R_F C_T + T_A}$  $R_{in} = \frac{R_F}{A+1}$ 

With Finite Bandwidth Amplifier :

# Next Time

- Feedback TIA Examples
- Multi-Stage (Limiting) Amplifiers
- Bandgap References
- Distortion