

ECEN 607 (ESS) Texas A&M University



Edgar Sánchez-Sinencio TI J. Kilby Chair Professor

Next we review the *conventional Op Amp Design frequency response compensation* techniques and also we introduced a simple LV Current-Mode based Op Amp using resistors as transconductors. Difference Differential Amplifiers are also introduced.

UNCOMPENSATED CMOS OPERATIONAL AMPLIFIER



Ignoring zeros we can model this topology as:



$$\begin{aligned} A_{V_1}(0) &\cong \frac{g_{m1}}{g_{o1} + g_{o3}} \quad ; \quad A_{V_2}(0) = \frac{-g_{m6}}{g_{o6} + g_{o7}} \quad ; \quad \omega_{p_1} = \frac{g_{o2} + g_{04}}{C_{p_1}} \quad ; \quad \omega_{p_2} = \frac{g_{o6} + g_{o7}}{C_{p_2}} \\ A_{V_T}(s) &\cong \frac{A_{V_1}(0)A_{V_2}(0)A_{V_3}(0)}{(1 + s/\omega_{p_1})(1 + s/\omega_{p_2})(1 + s/\omega_{p_3})} \quad ; \quad \omega_{p_3} \cong \frac{g_{m8}}{C_L} \end{aligned}$$

3

UNCOMPENSATED CMOS OPERATIONAL AMPLIFIER STABILITY ISSUES

- The low frequency voltage gain is high enough for a number of applications.
- The open loop poles are far from the origin, this can cause stability problems for closed loop applications.
- Closed loop poles might end very close to the jw axis and some in the RHP.
- How to tackle this stability problem will be discussed next.

Two-Stage Uncompensated Amplifier



Employing a simple capacitor will split correctly the poles but will generate a Zero in the RHP.

Using an RC compensation can eliminate the zero and split poles. The resistor



Improved internally compensated CMOS operational amplifier. Better bias for the output stage (M8 and M9)

6

A variation at the output stage with class – AB is shown below.



CMOS op-amp with class-AB output stage and RC pole splitting.

"Pole Splitting" can be carried out with a compensation capacitor feedback and a voltage buffer as shown below



Two-Stage amplifier with source follower compensation scheme

- Without M12 and M11 a zero in the PRH
- With buffer (voltage follower), zero is eliminated and pole sp (due to C_C) is kept.







An Improved Frequency Compensation Technique for CMOS Operational Amplifiers using Current Buffers

ECEN 607 (ESS)

Courtesy of Hatem Osman

Background.-Two-Stage Op-amp with Miller compensation

• The first stage is a differential-input/single-ended output stage, and the second stage is a class A or class AB inverting output stage.



Two-Stage Op-amp with Miller compensation



Increasing C_c achieves sufficient pole-splitting thus improving the PM. However, the larger C_c shifts the RHP zero to lower frequencies thus ruining the PM.

Miller Op-amp with Nulling Resistance

 Introducing a small series resistance in series with C_c may cancel the RHP zero or shift it to the LHP.



- $R_c = 1/g_{m2}$ No zero $R_c > 1/g_{m2}$ LHP zero – Can be used to cancel the first non-dominant pole.
- Disadvantages:
 - To achieve a sufficient phase margin, second pole cross-over of the unity gain frequency should be avoided.

$$f_{p2} \gg GBW \rightarrow C_L \ll \frac{g_{m2}}{g_{m1}}C_c$$

Thus, the Op-amp stability is severely degraded for capacitive loads of the same order as compensation capacitor.

Improved compensation technique

• The RHP zero is a result of the feed-forward path through C_c .



• The RHP zero can be eliminated if we cut the feed-forward path and make the compensation capacitor unidirectional.



Improved compensation technique

• The controlled current source injects AC current of $C_c \frac{dV_{OUT}}{dt}$ to the output of the first stage.



Improved compensation technique

Numerical example

٠

Miller compensation with nulling resistance	Improved compensation technique
Dominant pole	Dominant pole
$\omega_d = \frac{1}{g_{m2}r_{o1}r_{o2}C_c}$	$\omega_d = \frac{1}{g_{m_2} r_{o_1} r_{o_2} C_c}$
Non-dominant pole	Non-dominant pole
$\omega_{nd} = \frac{g_{m2}}{c_L}$	$\omega_{nd} = \frac{g_{m2}C_c}{C_p(C_c + C_L)}$
Gain-bandwidth product	Gain-bandwidth product
$GBW = \frac{g_{m1}}{c_c}$	$GBW = \frac{g_{m1}}{c_c}$
Phase margin	Phase margin
$PM = 90 - \tan^{-1}\left(\frac{GBW}{\omega_{nd}}\right)$	$PM = 90 - \tan^{-1}\left(\frac{GBW}{\omega_{nd}}\right)$
If $\frac{g_{m2}}{g_{m1}} = 10$, $C_c = 5 \ pF$, $C_p = 0.5 \ p$	<i>F</i> , and $\frac{\omega_{nd}}{GBW} \ge 4$ for $PM > 75^{\circ}$
$C_L \leq \frac{GBW}{\omega_{nd}} \frac{g_{m2}}{g_{m1}} C_c \rightarrow C_L \leq 12.5 \ pF$	$C_L \leq \frac{GBW}{\omega_{nd}} \frac{g_{m2}}{g_{m1}} \frac{C_c^2}{C_p} \rightarrow C_L \leq 125 \ pF$

• The improved technique offers an order of magnitude improvement in capacitive load capability for the same performance.

Circuit Implementation

• Miller compensation with nulling resistance.



• Improved compensation technique.



Other performance parameters- PSR

• Miller compensation with nulling resistance.





• Improved compensation technique.





Design Example – Miller Compensation

Design an OTA with GBW > 5MHz, C_L =10pF, PM>70, and SR> 2 V/µs.



Choose $C_c=C_L/2=5$ pF.

$$GBW > 5MHz$$

$$GBW = \frac{g_{m1}}{c_c} \rightarrow g_{m1} \ge 157 \,\mu S$$

$$SR > 2 \, V/\mu S$$

$$SR = \frac{I_{p,0}}{C_c} \rightarrow I_{p,0} \ge 20 \ \mu A$$

$$PM > 70^{\circ}$$

 $PM = 90 - \tan^{-1}\left(\frac{GBW}{\omega_{nd}}\right) \rightarrow \omega_{nd} \ge 2.7GB$

Let

$$\omega_{nd} = 3 \times GBW = \frac{g_{m2}}{c_L} \rightarrow \frac{g_{m2}}{g_{m1}} = 3\frac{c_L}{c_c} = 6$$
There

Then

٠

$$g_{m2} = 6g_{m1} \cong 1 \ mS \to I_{p,2} = 3I_{p,0}$$

• Choose
$$R_c > 1/g_{m2}$$

 $R_c \ge 1 \ K\Omega$

Design Example – Miller Compensation



Design Example – Miller Compensation



• Capacitive load driving capability

• $PM > 70^{\circ}$ for C_L < 15 pF.

Design an OTA with GBW > 5MHz, C_L =10pF, PM>70, and SR> 2 V/µs. Choose $C_c=C_1/2=5$ pF.

٠



- GBW > 5MHz•

$$\begin{array}{rcl} GBW &= \frac{g_{m1}}{c_c} \rightarrow & g_{m1} \geq 157 \ \mu S \\ SR > 2 \ \sqrt{\mu}S \end{array}$$

 $SR = \frac{I_{p,0}}{C_c} \rightarrow I_{p,0} \ge 20 \ \mu A$ In order to make the current transformer biased during slewing interval

$$I_{p3} > I_{p0} \rightarrow I_{p,3} = 30 \ \mu A$$

PM > 70°

$$PM = 90 - \tan^{-1}\left(\frac{GBW}{\omega_{nd}}\right) \rightarrow \omega_{nd} \ge 2.7GBW$$

Let

$$\omega_{nd} = 3 \times GBW = = \frac{g_{m2}C_c}{C_p(C_c + C_L)} \rightarrow \frac{g_{m2}}{g_{m1}} = 0.3$$

Then

 $g_{m2} = 0.3g_{m1} \cong 52 \ \mu S \rightarrow I_{p,2} = 0.3I_{p,0}$

- \checkmark Let's use g_{m2}=6gm1 like the miller Opamp to make a comparison between the capacitive driving capability.
- ✓ For the same capacitive load driving capability, the second stage will consume less current making it suitable for low power applications





• Capacitive load driving capability

• $PM > 70^{\circ}$ for $C_{L} < 100$ pF.

Summary of Simulation results

•

Parameter	Spec	Miller Compensation	Improved Compensation
GBW	> 5MHz	5.5 MHz	6 MHz
PM	> 70°	75°	87.6°
SR^+	$> 2 V/\mu s$	2.75 V/µs	3 V/µs
SR⁻	$> 2 V/\mu s$	3 V/µs	3.15 V/µs
PSR-	-	-65.6 dB At (0-3.1 kHz)	-51.9 dB At (0-245.4 kHz)
PSR ⁺	-	-97.2 dB At (0-44 kHz)	-37.2 dB At (0-538.9 kHz)
DC gain	-	64.5 dB	51.3 dB
Current consumption	-	80 µA	110 μΑ
Capacitive load driving capability	-	PM > 70° for C _L < 15 pF	$\label{eq:PM} \begin{array}{l} PM > 70^{\circ} \mbox{ for} \\ C_L < 100 \mbox{ pF} \end{array}$

Using another current buffer Op Amp topology.



Two-Stage amplifier with Current Buffer compensation scheme.

• Improve SR at the expense of power consumption.

25

Differential Output Two Stage Amp with a capacitor compensation with a current Buffer (Common Gate)



Differential mode half circuit of previous topology



Element	Fig. 1(a)
R _{oA}	$r_{o1} r_{o3}$
C_A	$C_{gs5} + C_{db1} + C_{db3} + C_{db7}$
R _{oB}	∞ *
C_B	$C_{gs7} + C_{sb7}$ **
R_L ***	r_{o5}
<i>C</i> _L ****	C_{db5}

Note that this and previous structure are fully differential but this approach could be used for single output topologies.

Compensation using a current buffer (current gain)



Note that the current-mirror introduces an extra inversion which must be taken into consideration for the single ended version.

P.J. Hurst, Lewis, S.H.; Keane, J.P.; Aram, F.; Dyer, K.C.

"Miller compensation using current buffers in fully differential CMOS two-stage operational amplifiers" *IEEE Transactions on Circuits and Systems I*, Volume: 51, Issue: 2, Feb. 2004

Element		
R _{oA}	$r_{o1} r_{o3} r_{o11}$	$a \sim g_{m11}$
C_A	$C_{gs5} + C_{db1} + C_{db3} + C_{db11}$	$z \sim -\frac{1}{C_B + C_c}$
R_{oB}	r ₀₉ *	
C_B	$C_{gs9} + C_{gs11} + C_{db9} \star \star$	Besides the above zero the
R_L ***		amp has three poles
C_L ****	C_{db5}	

Elements of Current-Mirror Cc compensated

Note that the common-gate and current mirror topologies under ideal case are almost identical, however in practice the one using current-mirrors is more power hungry and has a larger parasitic capacitance CB

Summary for Two Stage Op Amp Architecture Designs



- Roots close to the $j\omega$ axis for uncompensated $\xrightarrow{s_{p_1} s_{p_2}}$
- Potentially unstable for some values of C_L $I_{bias} = C_L S_R * 2.5$
- Improved output stage optimal bias of Q_6 and Q_7
- No significant change of pole locations. $A_v(0) \rightarrow +$
 - $A_v(\omega) \rightarrow -$

Pole splitting => one dominant pole

 z_1 Phase deteriorates phase margin The good and the bad news Two possible solutions to cancel z_1 and keeping $s_{p2} > \omega_t = GBW$ and s_{p1} small





Internally Compensated with R_C C_C Internally Compensated with unity gain buffer (Q_{10}, Q_{11})

Operational Amplifier (conventional) Architectures.

Reader.- See the internally Op Amp compensated with current gain buffer in previous pages

Folded Cascode Op Amp

Compared to two-stage Op Amp, **folded cascode Op Amp** has:

- Improved input common-mode range (ICMR)
- Improved power supply rejection (PSR)
- Push-pull output stage
- Self compensation



Folded Cascode OpAmp



- □ The extended ICMR is achieved
- □ The bias currents I4 and I5 should be designed such that I6 and I7 never goes to zero (i.e. $I_{4,5} = 1.2I_3 \rightarrow 1.5I_3$)
- □ Poor noise performance: In addition to the input transistors, transistors $M_{4,5}$ and $M_{10,11}$ generate significant current noise

Small Signal Analysis



 R_A and R_B are the resistances looking into the sources of M_6 and M_7

$$R_A = \frac{r_{ds6} + 1/g_{m10}}{1 + g_{m6}r_{ds6}} \approx \frac{1}{g_{m6}} \text{ and } R_B = \frac{r_{ds7} + R_{II}}{1 + g_{m7}r_{ds7}} \approx \frac{R_{II}}{g_{m7}r_{ds7}} \text{ where } R_{II} = g_{m9}r_{ds9}r_{ds11}$$

The currents i_7 and i_{10} is expressed as

$$i_{7} = \frac{g_{m2}(r_{ds2} || r_{ds5})}{R_{B} + (r_{ds2} || r_{ds5})} \frac{v_{in}}{2} = \frac{g_{m2}}{k+1} \frac{v_{in}}{2} \text{ where } k = \frac{R_{B}}{r_{ds2} || r_{ds5}}$$
$$i_{10} = -\frac{g_{m1}(r_{ds1} || r_{ds4})}{R_{A} + (r_{ds1} || r_{ds4})} \frac{v_{in}}{2} \approx -g_{m1} \frac{v_{in}}{2}$$

Thus, the transfer function can be found as follows

$$\frac{v_{out}}{v_{in}} = \left(\frac{g_{m1}}{2} + \frac{g_{m2}}{2(k+1)}\right) R_{out} = \left(\frac{2+k}{2+2k}\right) g_{m1} R_{out}$$

Where

$$R_{out} = g_{m9} r_{ds9} r_{ds11} \| g_{m7} r_{ds7} (r_{ds2} \| r_{ds5})$$

Where k is the low-frequency unbalance factor

Frequency Response

□ The frequency response is dominated primarily by the output pole due to the high output impedance

$$P_{out} = \frac{-1}{R_{out}C_{out}}$$

□ In order to have sufficient phase margin, all other pole should be located will above the GBW

Pole at source of M₆ (Folding node)

Pole at source of M₇ (Folding node)

Pole at drain of M₆

Pole at source of M₈

Pole at source of M₉

$$P_A = -\frac{1}{R_A(C_{gs} + 2C_{bd})} \approx -\frac{g_{m6}}{C_{gs} + 2C_{bd}}$$

$$P_B = -\frac{1}{R_B(C_{gs} + 2C_{bd})} \approx -\frac{g_{m7}}{C_{gs} + 2C_{bd}}$$

$$P_6 = -\frac{g_{m10}}{2C_{gs} + 2C_{bd}}$$

$$P_8 = -\frac{g_{m8}r_{ds8}g_{m10}}{C_{gs} + C_{bd}}$$

$$P_9 = -\frac{g_{m9}}{C_{gs} + C_{bd}}$$

Remarks:

We assumed $R_B \approx 1/g_{m7}$ because at high frequency, where this pole has influence, C_{out} shunts the drain of M_7 to ground.

The following model is used to calculate the negative PSR

- The gate, source and drain of M_{11} varies with V_{SS}
- The gate, source of M_9 varies with V_{ss}



Power Supply Rejection



- □ At low frequency, we assume that other source of V_{ss} injection becomes significant
- □ Low frequency PSRR⁻ is at least as large as the magnitude of the differential voltage gain A_v
- □ PSRR⁺ can be derived similarly: the primary source of injection is through

Slew Rate



$$SR^+ = SR^- = \frac{I_3}{C_L}$$

□ The bias currents $I_{4,5}$ should be designed such that $I_{6,7}$ never goes to zero $I_{4,5} = 1.2I_3 \rightarrow 1.5I_5$

Maximum Available Output Swing



□ The output common mode level V_{ocm} is often dictated by the circuit that interface with the amplifier (e.g. $V_{ocm} = V_{DD}/2$)

Noise Analysis

- \square The noise current of M₁, M₄ and M₁₀ goes directly to the output
- □ At low and medium frequencies, noise contribution of the cascode transistors (M_6 and M_8) can be neglected
- □ Total output noise current becomes

$$\overline{i_{out}^2} = 8KT\gamma(g_{m1} + g_{m4} + g_{m10})$$

□ Input referred noise density





Folded Cascode Op Amp Design Procedure

Design approach for the folded cascode Op Amp using long-channel model

Step	Relationship	Design Equation/Constraint	Comments
1	Slew Rate	$I_3 = SR \cdot C_L$	
2	Bias currents in	$I_4 = I_5 = 1.2I_3$ to $1.5I_3$	Avoid zero current in
	output cascodes		cascodes
3	Maximum output	2 <i>I</i> ₅ 2 <i>I</i> ₇	$V_{SD5}(sat)=V_{SD7}(sat)$
	voltage,	$S_5 = \frac{1}{K_P, V_{SD5}^2}, S_7 = \frac{1}{K_P, V_{SD7}^2}, (S_4 = S_5 \text{ and } S_6 = S_7)$	$= 0.5[V_{DD} - V_{out}(\max)]$
	<i>v_{out}</i> (max)	-T + SDS - T + SDT	22 0
4	Minimum output	2 <i>I</i> ₁₁ 2 <i>I</i> ₉	$V_{DS9}(sat)=V_{DS11}(sat)$
	voltage,	$S_{11} = \frac{1}{K_N V_{DS112}}$, $S_9 = \frac{1}{K_N V_{DS02}}$, $(S_{10} = S_{11} \text{ and } S_8 = S_9)$	$= 0.5[V_{out}(\min)-V_{SS}]$
	<i>v_{out}</i> (min)	11 DS1111 DS9	
5	g_{m1}	$g_{m1}^2 = GB^2CT^2$	
	$GB = \frac{CL}{CL}$	$S_1 = S_2 = \frac{S_{M1}}{K_N I_3} = \frac{1 - L}{K_N I_3}$	
6	Minimum input	213	
	СМ	$S_3 = \frac{1}{K_N (V_{in}(\text{min}) - V_{SS} - \sqrt{(I_3/K_N S_1)} - V_{T1})^2}$	
7	Maximum input	2 <i>I</i> ₄ 2	S4 and S5 must meet or
	СМ	$S_4 = S_5 = \frac{K_P'(V_{DD} - V_{in}(\max) + V_{T1})}{K_P'(V_{DD} - V_{in}(\max) + V_{T1})}$	exceed value in step 3
8	Differential	v_{out} $(g_{m1} g_{m2})$ $(2+k)$	$R_{II}(g_{ds2}+g_{ds4})$
	Voltage Gain	$v_{in} = (\frac{1}{2} + \frac{1}{2(1+k)})R_{out} = (\frac{1}{2+2k})g_{mI}R_{out}$	$k = \frac{11 \otimes u_{32} \otimes u_{34}}{g_{m7}r_{ds7}}$
9	Power dissipation	$P_{diss} = (V_{DD} - V_{SS})(I_3 + I_{10} + I_{11})$	

[Allen]

Design Example

□ Design a folded cascode Op Amp to comply with the following specifications using 0.18µm CMOS technology

Parameter	Spec
Slew rate	> 10 V/µs
Load Capacitor	10pF
Power Supply	±1 V
Max/Min Output Voltage	±0.5 V
GBW	> 10 MHz
Min Input CM Voltage	-0.3 V
Max Input CM Voltage	1 V
Differential Voltage Gain	> 60 dB
Power Dissipation	< 2 mW

Design Example (Cont.)

V_{PB1}

 V_{PB2}

V_{NB2}

-O V_{out}

M11

 M_6

M₁₀



$$V_{SDsat(4-7)}\Big|_{max} = 0.5 (V_{DD} - V_{out(max)}) = 0.25 V_{DSsat(8-11)}\Big|_{max} = 0.5 (V_{out(min)} - V_{SS}) = 0.25 V_{DSSat(8-11)}\Big|_{max}$$

Design Example (Cont.)

➤ The value of *GB* gives $g_{m1,2}$ $g_{m1,2} = GB \times C_L \ge 628.3 \ \mu A/V$ Thus, choose $g_{m1,2} = 700 \ \mu A/V$ From $g_{m1,2}$ and $I_{1,2}$, we can obtain $V_{DSsat(1,2)}$ $V_{DSsat(1,2)} = \frac{2I_1}{g_{m1}} = \frac{I_3}{g_{m1}} = 0.17 \ V$

► The minimum input common mode voltage defines V_{DSsat3} $V_{icm(min)} = V_{SS} + V_{DSsat(3)} + V_{Tn} + V_{DSsat(1)}$ Thus, $V_{DSsat(3)} = 0.13 \mu A$ for $V_{Tn} = 0.4 V$

➤ We need to check that the maximum input common mode voltage is satisfied $V_{icm(max)} = V_{DD} - V_{SDsat(4)} + V_{Tn} = 1.15 V \rightarrow$ Meets the spec

Design Example (Cont.)

- □ Now, we have the bias currents I_D and overdrive voltage V_{DSsat} of all the transistors. Thus, we can obtain W/L of all the transistors from the ACM model or square-law model if long-channel transistors are used.
- □ The channel length of the transistors should be chosen to satisfy the specified voltage gain.
- □ The current flowing in transistors M_{6-11} can have any value from 20 µA to 150 µA depending on the amplitude and polarity of the differential input voltage. Therefore, they should be sized such that the worst case V_{DSsat} of each transistor meets the specified limits on the output voltages.
- □ Bias voltages of the cascode transistors V_{PB2} and V_{NB2} are chosen such that V_{PB2}

DC operating point

Transistor	W/L	$I_D(\mu A)$	V _{DSsat}
<i>M</i> _{1,2}	18/1	120	0.13
M_3	24/1	60	0.16
M _{4,5}	72/1	150	0.23
<i>M</i> _{6,7}	72/1	90	0.23
M _{8,9}	12/1	90	0.24
<i>M</i> _{10,11}	12/1	90	0.24

Input common-mode range



Minimum input common mode voltage is 0.28 V

Output Swing



The gain is perfectly linear for $-0.5 \le V_{out} \le 0.5$

Open loop response



 $SR^+, SR^- > 10 V/\mu s$

Summary of Results

□ The following simulation results for $C_L = 10pF$, $V_{DD} = 1V$ and $V_{SS} = -1V$

Parameter	Spec	Simulation
SR ⁺	> 10 V/µs	11.3 V/µs
SR-	> 10 V/µs	11.18 V/µs
Max/Min Output Voltage	±0.5 V	$-0.65 \rightarrow 0.61 V$
GBW	> 10 MHz	10.7 <i>MHz</i>
Min Input CM Voltage	-0.3 V	-0.28 V
Max Input CM Voltage	1 V	1 <i>V</i>
Differential Voltage Gain	> 60 dB	62 <i>dB</i>
PSRR ⁺	-	65.64 <i>dB</i>
PSRR-	-	75.86 <i>dB</i>
Power Dissipation	< 2 mW	$840 \ \mu W$

Techniques for Wideband Amplifiers Focus the improvement in the load of the differential pair

T. Itakura and T. Iida, "A Feedforward Technique with Frequency-Dependent Current Mirrors for a Low-Voltage Wideband Amplifier," *IEEE J. Solid-State Circuits*, Vol. 31, No.6, pp. 847-849, June 1996.

An example of its use:

Wideband Amplifier with Feedforward Technique

- What is the optimal value of R1 as a function og GmP3 ?
- C_{F1} by passes two current mirrors.
- C_{F2} is fed forward to the input of another FDCM and signal is amplified.

Next, we discuss different families of wideband reported in the literature.

• An alternative is to connect C_F instead to nodes B to nodes A

F. Centurelli et al, "A Bootstrap Technique for Wideband Amplifiers," *IEEE Trans. on Circuits* And Systesm – I, Vol. 49, No. 10, pp. 1474-1480, October 2002

FOLDED-CASCODE WIDEBAND AMPLIFIER (See page 11 for cascode)

FC with Capacitive Feedforward

F. Opt Eynde, W. Sansen, "A CMOS Wideband Amplifier with 800MHz Bandwidth," IEEE Custom Integrated Circuits Conf., pp. 9.1.1-9.1.4, 1991

E.K.F. Lee, "Low-Voltage Opamp Design and Differential Difference Amplifier Design Using Linear Transconductor with Resistor Input, "IEEE Trans. Circuits and Systems II,vol. 47, pp 776-778, Aug. 2000

Fig 3 VCVS Amplifier: Op Amp

SS Rajput, SS Jamuar, Low voltage analog circuit design techniques, *IEEE Circuits and Systems Magazine*, pp. 24-42, 2002

S. Yan and E. Sánchez-Sinencio, Low Voltage Analog Circuit Design Techniques: A Tutorial, *IEICE Trans. Fundamentals*, Vol. E83-A, No. 2, pp 179-196, February 2000

References

- E. Sánchez-Sinencio and Andreas G. Andreou, Eds. "Low-Voltage/Low-Power Integrated Circuits and Systems", IEEE Press, Piscataway, NJ 1999
- X. Xie, M.C. Schneider, E. Sanchez-Sinencio and S.H.K. Embabi, "Sound Design of Low Power Nested Transconductance-Capacitance Compensation Amplifiers", *IEE Electronics Letters*, Vol. 35, pp.956-958, June 1999.
- A. Rodriguez-Vazquez and E. Sánchez-Sinencio, Eds., Special Issue on Low-Voltage and Low-Power Analog and Mixed-Signal Circuits and Systems, *IEEE Trans. on Circuits and Systems I*, vol. 42, No. 11, November 1995
- J. Crols, J.; Steyaert, M.; Switched-opamp: an approach to realize full CMOS switched capacitor circuits at very low power supply voltages" *IEEE Journal of Solid-State Circuits*,, Volume: 29, Issue: 8, Aug. 1994 Pages:936 942

of ,Volume: 29 , Issue: 9 , Sept. 1994 Pages:1094 - 1101

- S. M. Mallya abd J. H. Nevin, "Design Procedures for a Fully Differential Folded Cascode CMOS Operational Amplifier", *IEEE J. of Solid-State Circuits*, Vol 24, No. 6, pp1737-1740, December 1989.
- D. B. Ribner, M. A. Copeland. and M. Milkovic, "8OMHz low offsetfully-differential and singleended opamps," in *Proc. IEEE Custom Integruted Circuits Con/.*, 1983, pp. 74-75.

This reference discusses three different Op Amp topologies:

S. Rabii and B. A. Wooley, "A 1.8V-V Digital Audio Sigma-Delta Modulator in 0.8-um CMOS", *IEEE J. of Solid-State Circuits*, Vol. 32, N0. 6, pp. 783-796, June 1997

CMOS Analog Circuit Design, P.E. Allen, D.R. Holberg, Oxford University Press, 3rd Edition, 2012