



By Edgar Sánchez-Sinencio

Analog and Mixed-Signal Center, TAMU 607 Spring'12

Multipliers

What is a multiplier?



Where

Z = Kxy

x and y are the input signals, Z is the output and K is a constant with suitable dimensions.

How do you obtain a multiplier?



Fig. 1 Basic idea of multiplier



Fig. 2 Multiplication operation using programmable transconductor

How Does It Work?

$$i_0 = G_{m1} v_1 \tag{1}$$

where

$$G_{m1} = G_{m1}(I_{bias1})$$
(2a)

For a bipolar transconductor, G_{m1} becomes

$$G_{m1} = \frac{I_{bias1}}{2V_t}$$
(2b)

$$i_0(t) = G_{m1}v_1 = \frac{I_{bias1} + G_{m2}v_2(t)}{2V_t}v_1(t)$$
(3a)

$$i_{0}(t) = \frac{G_{m2}v_{1}(t)v_{2}(t)}{2V_{t}} + \frac{I_{bias1}}{2V_{t}}v_{1}(t) = \frac{I_{bias2}v_{1}(t)v_{2}(t)}{2V_{t}2V_{t}} + \frac{I_{bias1}v_{1}(t)}{2V_{t}}$$
(3b)

or

$$i_0(t) = k_1 v_1(t) v_2(t) + k_2 v_1(t)$$
 (3c)

Thus, $i_0(t)$ represents the multiplication of two signals $v_1(t)$ and $v_2(t)$, and an unwanted component, $k_2v_1(t)$. This component can be eliminated as shown in Fig. 2(d). Better cancellation is achieved when the third transconductor (G_{m2}) becomes a fully differential transconductor, and v_1 and v_2 are fully differential inputs as illustrated in Fig. 2(e).

$$i_0(t) = 2k_1v_1(t)v_2(t)$$
 (4)

Basic Multiplier Architectures



(a) using single-quadrant multipliers

(b) using square divices

Where capital (low case) letters represent DC (time domain) signals.

$$[(X+x)(Y+y)+(X-x)(Y-y)] -[(X-x)(Y+y)+(X+x)(Y-y)]=4xy or [{(X+x)+(Y+y)}2+{(X-x)+(Y-y)}2] -[{(X-x)+(Y+y)}2+{(X+x)+(Y-y)}2]=8xy$$

How the x and y Inputs can be Applied?



Voltage signal injection methods

The simple MOS transistor model is expressed as :

$$\begin{split} I_{d} &= K \bigg[V_{gs} - V_{T} - \frac{V_{ds}}{2} \bigg] V_{ds} = K \bigg[V_{gs} V_{ds} - V_{T} V_{ds} - \frac{V_{ds}^{2}}{2} \bigg] \text{ for } V_{gs} > V_{T} , \ V_{ds} < V_{gs} - V_{T} \\ I_{d} &= \frac{K}{2} \bigg[V_{gs} - V_{T} \bigg]^{2} = \frac{K}{2} \bigg[V_{gs}^{2} - 2V_{gs} V_{T} - V_{T}^{2} \bigg] \qquad \text{ for } V_{gs} > V_{T} , \ V_{ds} > V_{gs} - V_{T} \end{split}$$

Results are summarized next.

Operating	Input signal	Active	Cancellation method	Type	Comment
region	injection method	term		Турс	comment
Linear		V _{gs} V _{ds}	single-quadrant	I	
	± x ± y	V_{ds}^2	square device	п	Not practical
	± x ↓ ^{jd} ± y 	V _{gs} V _{ds}	single-quadrant	III	Not practical
Saturation		V _{gs} ²	square device	IV	Not practical
		V _{gs} ²	square device	V	
		V_{gb}^2	square device	VI	Not practical
		V _{gs} ²	square device	VII	
	±x	v_{gs}^2	Gilbert cell (single-quadrant)	VIII	

Table 1. Summary of multiplier operating modes

Let us describe multipliers as functions of their mode of operations Linear Mode



Programmable transconductor in ohmic operation



Four-quadrants multipliers with two transistors operating in linear region



Multiplier Implementations Using $V_{gs}V_{ds}$ (Type I)



Fig. 7 Fully-differential four-quadrant multipliers using VgsVds term (Type I)



Example of a Complete Implementation of Multiplier $V_{gs}V_{ds}$ Type I. {From Fig. 7(e)}

and

$$I_{D4} = I_{B2} + I_{D2} = I_{B2} + 2K_2 \left[(V_{GS2} - V_{T2}) V_{DS2} - \frac{1}{2} V_{DS2}^2 \right]$$
(2)

It is evident that M1 and M2 have the same drain and source voltages. Thus $V_{DS1} = V_{DS2}$ and $V_{T1} = V_{T2}$ Now, let $K_1 = K_2 = K$ and $I_{B1} = I_{B2} = I_B$. The output current I_{out} can then be written as: $I_{out} = I_{D3} - I_{D4} = I_{D1} - I_{D2} = 2K(V_1 - V_2)(V_3 - V_4)$ (3) Low voltage multiplier working with transistors in linear region. (Coban & Allen)

- One single 1.5V supply
- $M1_a$ and $M1_b$ in linear range. $I_1 \cong K_1 v_1 V_{DS}$ $I_0 = I_1 - I'_1 = Kv_1 v_2$ requires two of the following transconductors.



- Use composite transistor.
- Based on the regulated cascode circuit.

• The complete circuit with composite transistors drawn as single transistors.



Proposed low voltage four quadrant multiplier

Multiplier Using a Transistor in the Linear Range

$$M1 \text{ Operating in the linear (OHMIC) region}$$

$$I_{D} = K_{P} \left(\frac{W}{L}\right) \left[V_{GS} - V_{T} - \frac{V_{DS}}{2}\right] V_{DS}$$

$$I_{D} = K_{P} \left(\frac{W}{L}\right) \left[V_{GS} V_{DS} - \left(V_{T} + \frac{V_{DS}}{2}\right) V_{DS}\right]$$
For $V_{DS} << V_{GS}$, I_{D} Becomes:

$$I_{D} \cong K_{P} \left(\frac{W}{L}\right) V_{GS} V_{DS} + \Delta I_{D}, \quad \Delta I_{D} \sim 0$$

How to sense the drain current while at the same time provide the input voltage at the same node?



 $i_0 = ki_{in}$ M3 acts as a voltage follower, i.e.

$$A_{V3} = \frac{1}{1 + g_{mb3} / g_{m3}}$$

M3 input voltage range is limited due to the feedback connection of M7, therefore it is needed to be boosted with a level shifter.



Version 1 of a complete multiplier (mixer)



The differential linear up-conversion mixer; the single ended carrier signal is applied at the LO terminal and the differential baseband signal is applied at the BB terminals. The baseband modulation feedthrough in the output signal is suppressed through the output circuits (thin lines) which act as active coils



Version 2: Multiplier Using Cascode Current Source.

Linear Operation using V_{ds}^2 (Type II)



Fig. 8 Multiplier using V_{ds}^2 (Type II)

$$I_0 = I_{01} - I_{02} = Kxy$$



A possible summer implementation

Dual Gate in Linear Range (Type III)



MOS Multipliers Operation in Saturation Region





Four cross coupled FETs multiplier using V_{gs}^2 term. (Type V)

Based on the 4xy architecture

$$I_0 = I_{01} - I_{02} = 4Kxy$$

Fig.10 Multiplier using V_{gs}^2 with diode connection (Type IV)

Alternative Signal Injection Implementations using V²_{GS}



Fig. 12 Source signal injection methods for multiplier using V_{gs}^2 term (Type V)

Bulk-Driven Transistor Using V_{gs}^2 (Type VI)



Fig. 13 Using substate signal injection (Type VI)

$$\begin{split} \mathbf{V}_{T} &= \mathbf{V}_{T0} + \gamma \sqrt{2|\phi_{F}| - \mathbf{V}_{bs}} - \sqrt{2|\phi_{F}|} \\ \mathbf{I}_{0} &= \mathbf{I}_{02} - \mathbf{I}_{01} = \frac{4K\gamma}{2|\phi_{F}| - Y + s} \left[\mathbf{y}\sqrt{2|\phi_{F}| - Y + s} + \left\{ \frac{\mathbf{y}}{2(2|\phi_{F}| - Y + s)} \right\}^{3} \right] \mathbf{x} \\ \mathbf{I}_{0} &\cong \frac{4K\gamma}{\sqrt{2|\phi_{F}| - Y + s}} \mathbf{xy} \quad \text{for } 2|\phi_{F}| - \mathbf{Y} + \mathbf{s} >> \mathbf{y} \end{split}$$

Voltage Adder (Type VII) using V_{gs}^2



14(a) with tail current

14(b) without the tail current

Fig. 14 Multipliers using voltage adder (Type VII)

This implementation is based on the $()^2$ cancellation scheme. Summers can be implemented with (i) resistors, (ii) capacitors, or (iii) active adders.



Fig. 15 Multiplier using floating voltage source (Type VII)

MOS Gilbert Cell (Type VIII)

Analysis:

One MOS differential pair yields $I_{0d} = I_{01} - I_{02} = 2\sqrt{KI_s} x \left(1 - \frac{Kx^2}{I_s}\right)^{\frac{1}{2}}$

In what follows x is a voltage signal and $y(I_y)$ is a current signal



For the two differential pairs, we obtain :

$$I_0 = I_{01} - I_{02} = 2\sqrt{K}x \left(\sqrt{I_{y1}} - \sqrt{I_{y2}} \right)$$

Note that $\sqrt{I_{y1}} - \sqrt{I_{y2}}$ is generated by a third differential pair as

shown next. Thus

$$\sqrt{I_{y1}} - \sqrt{I_{y2}} = y\sqrt{2K_3}$$

Thus

$$I_0 = I_{01} - I_{02} = 2xy\sqrt{2KK_3}$$

Here both x and y are voltage signals.

MOS Gilbert Multiplier Implementations





17(a) with tail current

17(b) without tail current

Fig. 17 MOS Gilbert multipliers (Type VIII)

- Improvement of this cell involve linearization of the differential pairs, folded architectures or active attenuators.
- This structure might not be suitable for low power supplies.

Comparisons

A specific comparison is application dependent. A limited qualitative and through simulation are discussed next.

Table 2.	Summary of	general	qualitative	comparison	of 15	multiplier	topologies.
		0	—	—		_	_

NO.	Туре	Circuit Diagram Figure	Worse than	Remark
1	Ι	7(a), 7(b)	2	Require additional circuitry.
2	Ι	7(c),7(d)		
3	II,III,IV	8, 9, 10	2	Require additional circuitry. Poor linearity.
4	V	12(a)	5	Require OP Amp
5	V	12(b), (c), (d)		
6	VI	13	5	Poor linearity
7	VII	14, 15	5	Require additional circuitry.
8	VIII	17	2	High power supply voltage. Poor linearity.

THD Comparisons



Simulated Total Harmonic Distortion(THD) for W/L= $10\mu m/10\mu m$ for all transistors.



Effect of source follower's W/L ratio on THD

Linearity Comparison



Measurement results for W/L_{m1} = 5μ m/17 μ m and W/L_{source follower} = 50μ m/10 μ m.

 $g_m = 10\mu A / V$, 360 μ W consumption, x, y = $\pm 2V$ 2 μ m CMOS technology.

Input Range and Minimum Power Supply



For Fig. 7(c):

$$V_T < X \pm x$$

 $V_1 = Y \pm y - V_T < X \pm x - V_T$
 $V_T < Y \pm y$
 $Y \pm y - V_T < V_d$

For Fig.12(c)

$$V_{ds \text{ sat; tail}} < V_1 = Y \pm y - V_T$$

 $V_1 + V_T = Y \pm y < X \pm x$
 $X \pm x - V_T < V_D$

Circuit	Max G _m [µA/V]	Power Consumption[mW]	Mismatch Sensitivity	Linearity x	Linearity y
Fig. 7 (c)	20	238	Good	Good	Bad
Fig. 7(d)	4.6	270	Bad	Good	Bad
Fig. 12(b)	5	200	Worst	Bad	Bad
Fig. 12(c)	40	295	Best	Bad	Best
Fig. 12(d)	25	480	Good	Worst	Worst

Table 3. Summary of a comparative multiplier study for equal size transistors.

Table 4. Summary of comparison between circuit Fig. 7(c), Fig. 7(d), and Fig. 12(c)

Circuit	Linearity	Minimum Power Supply	Noise
Fig. 7 (c)	Good	Good	Good
Fig. 7(d)	Bad	Bad	Bad
Fig. 12(c)	Good	Bad	Bad

Noise Consideration for Fig. 7(c).



Fig. 26 Noise dependency on $(W/L)_1$ for (X+Y)/2 = 4 volt and X-Y = 2 volt.

A Low Voltage Low Power CMOS Analog Multiplier

by Amir H. Miremadi^{*}, Ahmad Ayatollah, Adib Abrishamifar (IUST)E-mail: amirh_miremadi@yahoo.com.a-miremadi@wtiau.ac.ir



$$I_{OUT} = (I_{D1} + I_{D3}) - (I_{D2} + I_{D4})$$

= $2aK_1(V_1 - V_2)(V_3 - V_4)$ (5)

From Fig. 1, The multiplier core requires the input signals V_4+aV_1+b , V_3+aV_1+b , V_3+aV_2+b and V_4+aV_2+b which are applied to the gate terminals where a and b are constants.

$$V_{Z} = V_{M} + \sqrt{\frac{K_{5}}{4K_{6}}} V_{P} - V_{B}$$
(12)

The input signals V_1 and V_4 are applied to P and M nodes, respectively. Therefore, the output voltage V_{D1} can be rewritten as

$$V_z = V_4 + aV_1 + b$$
 (13)
Where $a = \sqrt{\frac{K_5}{4K_6}} \& b = -V_B$



The developed flipped voltage follower cell.



Fig. 4. The circuit diagram of the proposed analog multiplier.

A low voltage low power CMOS analog multiplier has been presented. The proposed multiplier works with a single supply of 0.9V and low power consumption (58μ W). It has linearity error less than 1.8% for linear range 400mVp-p.

THD is smaller than 0.88% under the maximum-scale input 400mVp-p at both inputs.

MIXERS

Simple switch used as a mixer Implementation of switch with an NMOS device





Active Mixer



Folding RF and image noise into the IF band



Downconversion of an AM Signal



Signal Band

Double-balanced mixer









Simple mixer with singleended output Simple mixer with differential outputs





Conversion of differential currents to single-ended outputs



◆ Most mixers need to be single-ended because the IF SAW filters are single ended devices.

References

- [1] G. Han and E. Sánchez-Sinencio, "CMOS Transconductance Multipliers: A Tutorial", *IEEE Trans.* on Circuits and Systems II, vol. 45, No. 12, pp. 1550-1563, December 1998.
- [2] F.N. Trofimenkoff and R.E. Smallwood, "Four Quadrant JFET Multipliers", *IEEE J. Solid-State Circuits*, pp. 316-319, June 1977.
- [3] Z. Czarnul and S. Takagi, "Design of Linerar Tunable CMOS Differential Transconductor Cells", *Elctron. Lett.*, vol. 26, pp. 1809-1811, 1992.
- [4] Z. Czarnul, "Modification of Banu-Tsividis Continuous-Time Integrator Structure", *IEEE Trans. on Circuits and Systems*, vol. CAS-33, No. 7, pp. 714-716, July 1986.
- [5] J-H Tsag et al, "CMOS Four-Quadrant Multiplier Using Triode Transistors Based on Regulated Cascode Structure", *Electron Lett.*, vol. 31, pp. 962-963, June 1995.
- [6] B. Razavi, "RF Microelectronics", Prentice Hall, 1998.

Recent References on Multipliers

Zhuo Zou, Mendoza, D.S., Peng Wang, Qin Zhou, Jia Mao, Jonsson, F., Tenhunen, H., Li-Rong Zheng, "A Low-Power and Flexible Energy Detection IR-UWB Receiver for RFID and Wireless Sensor Networks", Circuits and Systems I: Regular Papers, IEEE Transactions on, On page(s): 1470 - 1482 Volume: 58, Issue: 7, July 2011

2. Weiwei Shan, Yuan Ma, Newcomb, R.W., Dongming Jin, "Analog Circuit Implementation of a Variable Universe Adaptive Fuzzy Logic Controller", Circuits and Systems II: Express Briefs, IEEE Transactions on, On page(s): 976 - 980 Volume: 55, Issue: 10, Oct. 2008

3. Sigit Yuwono, Sok-Kyun Han, Sang-Gug Lee, "A 900-mV Area-Efficient Source-Degenerated CMOS Four-Quadrant Multiplier with 10.6-GHz

Bandwidth", Wireless Communications, Networking and Mobile Computing, 2009. WiCom '09. 5th International Conference on, On page(s): 1 - 4

4. Mokarram, M., Khoei, A., Hadidi, Kh., Gheysari, K., "Implementation of centroid defuzzifier block using CMOS circuits", Intelligent Systems, 2008. IS '08. 4th International IEEE Conference, On page(s): 2-26 - 2-29 Volume: 1, 6-8 Sept. 2008

5. Wei Wu, Xiaoya Fan, Tingcun Wei, Charlesy, C.T., "A low-voltage low-power self-mixer for 3.1#x2013;5GHz non-coherent UWB receiver", Electron Devices and Solid-State Circuits, 2009. EDSSC 2009. IEEE International Conference of, On page(s): 24 - 27

6. Mahmoud, S.A., "CMOS fully differential CMOS Four-quadrant analog multiplier", Microelectronics, 2008. ICM 2008. International Conference on, On page(s): 27 - 30

7. Dei, M., Nizza, N., Bruschi, P., Piotto, M., "A four quadrant CMOS analog multiplier based on the non ideal MOSFET I–V characteristics", Research in Microelectronics and Electronics, 2008. PRIME 2008. Ph.D., On page(s): 33 - 36

8. Oliveira, V.J.S., Oki, N., "Low voltage four-quadrant current multiplier: An improved topology for n-well CMOS process", Design & Technology of Integrated Systems in Nanoscale Era, 2007. DTIS. International Conference on, On page(s): 52 - 55

9. Diwakar, K., Senthilpari, C., Singh, A.K., Soong, L.W., "Analog Multiplier with High Accuracy", Computational Intelligence, Communication Systems and Networks, 2009. CICSYN '09. First International Conference on, On page(s): 62 - 66

10. Lehne, M., Raman, S., "A 0.13- 1-GS/s CMOS Discrete-Time FFT Processor for Ultra-Wideband OFDM Wireless Receivers", Microwave Theory and Techniques, IEEE Transactions on, On page(s): 1639 - 1650 Volume: 59, Issue: 6, June 2011