



Negative Impedance Converter (NIC) and Applications

Edgar Sánchez-Sinencio
TI J. Kilby Chair Professor



NEGATIVE IMPEDANCE CONVERTER (NIC)



$$\frac{V_+ - V_o}{Z_N} = I_{in} \quad (1)$$

$$-\frac{V_o}{kR} + \left(\frac{1}{R} + \frac{1}{kR} \right) V_- = 0 \quad (2)$$

$$V_o = (A)(V_+ - V_-) \quad (3)$$

Yields

$$Z_{in} \Big|_{A \rightarrow \infty} \cong -\frac{Z_N}{k}$$

$$\text{For } A(s) \cong \frac{GB}{s}$$

$$Z_{in} = -\frac{Z_N}{k} \frac{1+s/\omega_Z}{1-s/\omega_p} \quad ; \quad \omega_Z = \frac{GB}{1+k} \quad ; \quad \omega_p = \frac{GB}{1+\frac{1}{k}}$$

$$Z_{in} = -Z_N \frac{1+k+A}{k(A-1)-1} = -Z_N \frac{1+\frac{1+k}{A}}{k-\frac{1+k}{A}}$$

Negative Impedance Implementations




Figure 1. This circuit produces a negative resistance of $R_{IN} = -R_{NF}(R_1/R_2)$.




Figure 2. Connecting a load-cancelling negative resistor in parallel with the load.

Reference:

<https://www.maximintegrated.com/en/app-notes/index.mvp/id/1868>

Negative Resistance Applications

Gm with negative resistor





Fig. 1. (a) Conceptual block diagram of the OTA-C integrator with high dc gain. (b) Small-signal macromodel including parasitic output resistance R_{out} in parallel with a negative resistance R_N .

Reference: S. Szczepanski, J. Jakusz and R. Schaumann, "A linear fully balanced CMOS OTA for VHF filtering applications," in IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 44, no. 3, pp. 174-187, Mar 1997.



$$R_N = \frac{1}{G_{m2}} = \frac{V_{\text{out}}}{I_R} = -\frac{1}{2k_p(V_{\text{DD}} - V_A)}$$

$$= -\frac{1}{g_{m8} - g_{m5}} = -\frac{1}{g_{m7} - g_{m6}}$$

Fig. 3. Simplified scheme of the proposed CMOS OTA with a voltage-variable NRL circuit.

$$I_1 = I_0 + \frac{I_{\text{out}}}{2} = k_n(V_P - V_{Tn})^2 + k_n(V_Q - V_B - V_{Tn})^2 \quad (4)$$

$$I_2 = I_0 - \frac{I_{\text{out}}}{2} = k_n(V_Q - V_{Tn})^2 + k_n(V_P - V_B - V_{Tn})^2 \quad (5)$$

$$I_{\text{out}} = I_1 - I_2 = 2k_n V_B (V_P - V_Q) = 2k_n V_B V_{id} \quad (6)$$

$$I_{\text{out}} = 2k_n[V_{B_{\text{OC}}} + r_{\text{out}B}(I_{d3} + I_{d4})]V_{id} \quad (7)$$

$$|V_{id}| \leq \sqrt{I_o/k_n - 3V_B^2/4} - V_B/2 \quad (9)$$

which requires that the common-mode voltage $V_{ic} \geq V_{Tn} + V_B + V_{DSsat}$, where V_{DSsat} is the minimum voltage required for the current source $2I_o$ to operate in saturation.




Fig. 11. (a) Modified topology of the NRL element in Fig. 3.

$$I_R = I_a - I_b = 2k_{\text{eff}}(V_C - V_{\text{DD}})V_{\text{out}} \quad (35)$$

$$R_N = \frac{V_{\text{out}}}{I_R} = -\frac{1}{2k_{\text{eff}}(V_{\text{DD}} - V_C)}. \quad (39)$$

To keep this circuit working linearly, the following conditions should be satisfied

$$|V_{\text{out}}| \leq \sqrt{\frac{I_o}{k_{\text{eff}}} - \frac{3}{4}(V_{\text{DD}} - V_C)^2} - \frac{V_{\text{DD}} - V_C}{2} \quad (40)$$

$$|V_{\text{out}}| \leq V_{T\Sigma} \quad (41)$$




Fig. 12. Alternative topology for an NRL element based on two CMOS double pairs.

Floating bias source: Ma1-Ma3 & Mb1-Mb3

$$V_B = V_{\text{gsMa3}} + \sqrt{\frac{I_{\text{CF}}}{k_{n\text{Ma2}}}} - \sqrt{\frac{I_S - I_{\text{CF}}}{k_{n\text{Ma1}}}}. \quad (50)$$





Fig. 14. Complete circuit diagram of the CMOS OTA with the NRL.



The simple negative capacitance generator





Figure 2. Schematic diagrams of (a) negative resistance and (b) negative inductance generators



$$Z_{equ} = -\frac{1}{sC} \frac{g_m + s(C_{GS} + 2C)}{g_m - sC_{GS}}$$

CAPACITANCE MULTIPLIER




$$\frac{V_O}{V_{in}} = \frac{1}{(1 + sR(NC_F))(1 + 1/A)}$$


CAPACITANCE MULTIPLIER




(a)



(b)



(a)



(b)

Scaling up a grounded capacitance. (a) Basic circuit. (b) Capacitance scaler using a cascode transistor.

Fig. 6. Capacitance multiplier. (a) Principle. (b) Circuit implementation.




Figure 3. Linearly bidirectional current-mode capacitor multiplier

Reference:

http://users.ece.gatech.edu/rincon-mora/publicat/trade_jrnls/pmdl_0706_cx.pdf

Using negative capacitance for LDO applications




Fig. 1. Fundamental blocks of the proposed LDO regulator

If C_{NCC} cancels out the parasitic capacitances C_p and C_{gd} as

$$C_{NCC} = - \left(C_p + C_{gd} \right), \quad (3)$$

then v_g can be simply approximated as

$$v_g \cong \frac{C_{gs}}{C_{gs} + C_p + C_{gd} - (C_p + C_{gd})} v_{dd} = v_{dd}. \quad (4)$$




Fig. 2. Small-signal equivalent circuit of the proposed LDO regulator




Fig. 3. Implementation of NCC with fundamental blocks