

## ECEN 474

### Homework #2 Notes

Due: 3-6-2018, 5:00PM

**Homeworks will not be received after due.**

Instructor: Sam Palermo


#### 1. (50 points) Technology Characterization for Design

In this problem, we will extract some of the key MOSFET parameters used in circuit design. For all the following, extract the required data and plots for both the NMOS AND the PMOS device. For the PMOS device swap the polarity of the given bias conditions, i.e use  $V_{SD}$  for  $V_{DS}$  and  $V_{SG}$  for  $V_{GS}$ .

##### a) Threshold Voltage Dependency on Width & Length.

- Plot  $V_T$  vs Length for a range of  $0.18\mu\text{m} \leq L \leq 1\mu\text{m}$ . Use  $W=2\mu\text{m}$  and  $V_{DS}=V_{GS}=0.9\text{V}$ . (one plot w/ one curve for both NMOS and PMOS versions)
- Plot  $V_T$  vs Width for a range of  $0.5\mu\text{m} \leq W \leq 6\mu\text{m}$ . Plot for  $L=0.18\mu\text{m}$ ,  $L=0.36\mu\text{m}$ , and  $L=0.72\mu\text{m}$ . Use  $V_{DS}=V_{GS}=0.9\text{V}$ . (one plot w/ 3 curves for both NMOS and PMOS versions)


For parts (a)-(d), I used the following schematic in Cadence. It has 3 transistors which all have a default  $W=2\mu\text{m}$ , but transistor N0 has  $L=0.18\mu\text{m}$ , N1 has  $L=0.36\mu\text{m}$ , and N2 has  $L=0.72\mu\text{m}$ .




Unfortunately, Cadence Analog Design Environment (ADE) does not by default save the operating point information of the transistors and, to my knowledge, you cannot directly tell ADE to do this through any of the menus. In order to do this you must include a “Definition File”, which I call “saveop.scs”. This file has the following three lines to save the three transistors’ operating point information:

```
save TN0:all
save TN1:all
save TN2:all
```

To include the file in the simulation, in the ADE window:




Select Setup -> Simulation Files. You should get a window which looks like this




Click on “Click here to add a file” in the Definition Files part and browse to the path of your “saveop.scs” file. Click “OK” and it should save the transistor operating point info during the simulations.

All the simulation data for the first problem should be extracted with DC simulations. To simulate the first part of part (a), you just need to look at one of the transistors because I ask you to sweep L with only one  $W=6\mu\text{m}$ . Here are the settings I use:




Here I am sweeping the Component Transistor “/TN0” and Parameter “1” from  $0.18\mu\text{m}$  to  $1\mu\text{m}$  with 100 points. After running the simulation, in the ADE select Tools -> Results Browser and the following window should pop up.



Double click on “dc-dc” and you should be able to see the DC simulation outputs, including all the operating point information. Double-click on TN0/vth and it should plot it for you as shown above. (Note, plot background is black by default)

To simulate the second part of part (a), you need to look at all three transistors because I ask you to sweep W for the 3 Ls. In order to do this in one simulation, I create a “Design Variable” called “wtest” which is the common width of the transistors. For all 3 transistors in the schematic, I “Edit Object Properties” (select and press “q”) and change the “Width” to “wtest”, as shown below.




In the ADE, you will need to set the default variable value by selecting Variables ->Edit

Name = wtest


Value (Expr) = 6u

Note, this is the default value


Now your ADE window should look as follows, with the Design Variables info on the left.



Here are the settings I use for the DC simulation:




Here I am sweeping the Design Variable “wtest” from 0.5 $\mu\text{m}$  to 6 $\mu\text{m}$  with 100 points. After running the simulation, refresh the results browser and you should be able to plot the three transistors’  $V_T$  on one plot as shown below.



b) For a unit device finger of  $W=2\mu\text{m}$  and  $V_{DS}=0.9\text{V}$ , extract a data table with the following device parameters from a DC sweep of  $V_{GS}$  from 0 to 1.8V with a step size of 1mV. Extract three sets of data for  $L=0.18\mu\text{m}$ ,  $L=0.36\mu\text{m}$ , and  $L=0.72\mu\text{m}$ .


- $V_{GS}$ ,  $I_D$ ,  $g_m$ ,  $g_{ds}$ ,  $V_T$ ,  $C_{gg}$ ,  $C_{gs}$ ,  $C_{gd}$ ,  $C_{dd}$ ,  $C_{ss}$ ,  $C_{jd}$ ,  $C_{js}$

To extract all this data, you simply need to run one DC simulation, sweeping  $V_{GS}$  from 0 to 1.8V. Here are the settings that I use:



Here I am sweeping the Component Voltage Source “/V1” and Parameter “dc” from 0 to 1.8V with a step of 1mV. **After running the simulation, I would suggest to NOT USE THE CALCULATOR TO PLOT THE REMAINING PLOTS, as the cadence calculator is somewhat inconvenient to use. Instead, I would save the data to a text file and plot the remaining plots using MATLAB.**

In order to extract the data, type the following four lines in the main cadence CIW command window:







2. (50 points) Table-Based ( $g_m/I_D$ ) Design of Common-Source Amplifier

Using the table-based design procedure outlined in Lecture 7, design the common-source amplifier below to satisfy the following specifications.

- $0.18\mu\text{m}$  technology
- $|A_v| \geq 5\text{V/V}$
- $f_u \geq 200\text{MHz}$
- $C_L = 5\text{pF}$
- $V_{dd} = 1.8\text{V}$

Design procedure counts for 30 points.

Turn in the following to validate the design performance:

- Schematic with DC operating points and the bias current labeled (5 points)
- Print-out with small-signal device parameters. Highlight the critical small-signal parameters, such as  $g_m$ ,  $g_{ds}$ , etc. (5 points)
- AC frequency response with the DC gain and unity-gain frequency labeled. (10 points)

