





ECEN 474

Homework #2 Solution









1. (50 points) Technology Characterization for Design

In this problem, we will extract some of the key MOSFET parameters used in circuit design. For all the following, extract the required data and plots for both the NMOS AND the PMOS device. For the PMOS device swap the polarity of the given bias conditions, i.e use V_{SD} for V_{DS} and V_{SG} for V_{GS} .

a) Threshold Voltage Dependency on Width & Length.




c) Essential Design Plots. Note, I inverted the PMOS current to more easily compare the NMOS and PMOS data.




d) Other Useful Design Plots


NMOS g_{ds}/W (uS/um) vs g_m/I_D , $W=2\mu\text{m}$, $V_{DS}=900\text{mV}$




PMOS g_{sd}/W (uS/um) vs g_m/I_D , $W=2\mu\text{m}$, $V_{SD}=900\text{mV}$




NMOS C_{gg}/W vs g_m/I_D , $W=2\mu\text{m}$, $V_{DS}=900\text{mV}$




PMOS C_{gg}/W vs g_m/I_D , $W=2\mu\text{m}$, $V_{SD}=900\text{mV}$




NMOS C_{dtotal}/W vs g_m/I_D , $W=2\mu\text{m}$, $V_{DS}=900\text{mV}$




PMOS C_{dtotal}/W vs g_m/I_D , $W=2\mu\text{m}$, $V_{SD}=900\text{mV}$



NMOS C_{stotal}/W vs g_m/I_D , $W=2\mu\text{m}$, $V_{DS}=900\text{mV}$



PMOS C_{stotal}/W vs g_m/I_D , $W=2\mu\text{m}$, $V_{SD}=900\text{mV}$



Problem 2 Final Design



$$g_m = \omega_u C_L = 2\pi(200\text{M})(5\text{pF}) = 6.3\text{mA/V}$$

$$R_L = \frac{A_v}{g_m} = \frac{5 \times 20\% \text{margin}}{6.3\text{mA/V}} = 950\Omega$$

For output common-mode level, $1.8\text{V} - I_D R_L = 0.9\text{V} \rightarrow I_D = 947.4\mu\text{A}$

$$\text{Therefore, } g_m / I_D = \underline{6.65\text{V}^{-1}}$$


From this spec, relatively low g_m/I_D yields an operation in strong-inversion region. Due to the relaxed dc gain, minimum channel length, $L=180\text{nm}$ is used.




In the strong inversion, low g_m/I_D is desirable for sufficiently high bandwidth.


Current Density is $44.16 \mu\text{A}/\mu\text{m}$ for $g_m/I_D = 6.65\text{V}^{-1}$. Therefore, $W = \frac{I_D}{I_D/W} = \frac{947.4\mu\text{A}}{44.16\mu\text{A}/\mu\text{m}} = 21.45\mu\text{m}$

NMOS with **2um x 12 fingers** is used.




And for gate biasing 675mV is chosen from the Current Density vs. V_{gs} curve.





With minor adjustment in the gate-bias voltage $A_v=14.07\text{dB}$ ($>5\text{ V/V}$) and the $\text{GBW} = 217\text{MHz}$ ($>200\text{MHz}$).

Tue Feb 20 16:20:33 2018 1



beff	45.82m	ctype	1	region	2
cbb	3.155f	fknee	2.226M	rg	NaN
cbd	70.59a	fug	44.78G	rout	3.044K
cbg	1.486f	gds	328.6u	sdi	0
cbs	1.599f	gjd	30.38f	sdint	1
cdb	555.5a	gjs	2.034f	sfl	0
cdd	29a	gm	6.981m	siavl	0
cdg	2.705f	gmb	1.385m	sid	97.97y
cds	-3.231f	iavl	3.016p	sig	1.269e-39
cgb	1.635f	ibe	-3.026p	sigd	0
cgbol	0	idb	3.026p	sigs	0
cgd	-109a	ide	946.1u	sqrtsff	0
cgdol	7.659f	ids	946.1u	sqrtsfw	0
cgg	8.828f	igb	0	ssi	0
cgs	7.302f	igcd	0	u	21.25
cgsol	8.328f	igcs	0	vbs	286.5p
cigid	403m	igd	0	vds	901.2m
cjd	5.649f	ige	0	vdss	210.6m
cjdbot	9.173e-27	igidl	995.5e-81	vearly	2.879
cjdgat	5.649f	igisl	0	vgs	675m
cjdsti	-0	igs	0	vgt	203.2m
cjs	7.609f	ijd	-9.996f	vsat	690.6m
cjsbot	12.2e-27	ijdbot	-1.327z	vsb	-286.5p
cjsgat	7.609f	ijdgat	-9.996f	vth	471.8m
cjssti	-0	ijdsti	0	vto	493.9m
csb	964.5a	ijs	582.8e-27	vts	493.9m
csd	67.42a	ijsbot	14.7e-30		
csg	4.637f	ijsgat	582.8e-27		
css	5.669f	ijssti	0		
		isb	-582.8e-27		
		ise	-946.1u		
		lpoly	180n		

With the V_{GS} adjustment, the highlighted dc operating point parameters are close to design chart generated from BSIM-4 transistor simulation data.