

**Texas A&M University  
Department of Electrical and Computer Engineering**

**ECEN 689 – Optical Interconnects**

**Spring 2016**

**Exam #2**

**Instructor: Sam Palermo**

- Please write your name in the space provided below
- Please verify that there are 7 pages in your exam
- You may use one double-sided page of notes and equations for the exam
- Good Luck!


Problem	Score	Max Score
1		35
2		30
3		35
<b>Total</b>		<b>100</b>

Name: SAM PALERMO

UIN: \_\_\_\_\_

**Table 4.1** Numerical relationship between  $Q$  and bit-error rate.

$Q$	$BER$	$Q$	$BER$
0.0	1/2	5.998	$10^{-9}$
3.090	$10^{-3}$	6.361	$10^{-10}$
3.719	$10^{-4}$	6.706	$10^{-11}$
4.265	$10^{-5}$	7.035	$10^{-12}$
4.753	$10^{-6}$	7.349	$10^{-13}$
5.199	$10^{-7}$	7.651	$10^{-14}$
5.612	$10^{-8}$	7.942	$10^{-15}$

**Key MOS Equations**

$$\text{Saturation: NMOS } I_{DS} = \frac{1}{2} K P_N \frac{W}{L} (V_{GS} - V_{TN})^2$$

$$\text{Saturation: PMOS } I_{SD} = \frac{1}{2} K P_P \frac{W}{L} (V_{SG} - |V_{TP}|)^2$$

$$\text{Triode: NMOS } I_{DS} = K P_N \frac{W}{L} \left( V_{GS} - V_{TN} - \frac{V_{DS}}{2} \right) V_{DS}$$

$$\text{Triode: PMOS } I_{SD} = K P_P \frac{W}{L} \left( V_{SG} - |V_{TP}| - \frac{V_{SD}}{2} \right) V_{SD}$$


$$\text{NMOS } g_m = \frac{\partial I_{DS}}{\partial V_{GS}}, \quad \text{PMOS } g_m = \frac{\partial I_{SD}}{\partial V_{SG}}$$

$$\text{NMOS } g_o = \frac{\partial I_{DS}}{\partial V_{DS}}, \quad \text{PMOS } g_o = \frac{\partial I_{SD}}{\partial V_{SD}}$$

Problem 1 (35 points)

For the TIA shown below, assume that all transistors are operating in saturation with  $r_o = \infty$ . Obtain expressions for the following:

- a) Low-Frequency Transimpedance.
- b) The TIA's input bandwidth. Note, it's OK to neglect the transistor capacitors here.




a.  $R_T = R_1$

b.  $R_{in} = \frac{1}{g_{m1}(1+g_{m2}R_2)}$

$\omega_{in} = \frac{1}{R_{in}C_{in}} = \frac{g_{m1}(1+g_{m2}R_2)}{C_{in}}$

- c) Now assume that the TIA works with a 1V supply and 1mA bias in the input stage. Assume that all the transistors have an overdrive voltage of 100mV. What is the minimum input resistance and maximum transimpedance that can be achieved, while still keeping all transistors in saturation? Use the following NMOS parameters.

$KP_N = \mu_n C_{ox} = 600 \mu A/V^2, V_{TN} = 0.35V, \lambda_N = 0V^{-1}$



$g_{m2} = \frac{2I_2}{V_{ov}} \quad R_2 = \frac{100mV}{I_2}$

$g_{m2} R_2 = \left(\frac{2I_2}{V_{ov}}\right) \left(\frac{100mV}{I_2}\right) = 2$

$g_{m1} = \frac{2(1mA)}{100mV} = 20 mA/V$


$R_{in, min} = \frac{1}{20 mA/V (1+2)} = 16.7 \Omega$

$Max R_T = Max R_1 = \frac{1V - 0.55V}{1mA} = 450 \Omega$

$R_{in, min} = 16.7 \Omega$

$R_{T, max} = 450 \Omega$

- d) Now assume that the circuit is modified as shown below. Assuming the same NMOS bias conditions as part (c), how much current should flow through M3 to allow the TIA to achieve 60dBΩ transimpedance?



For  $R_1 = 1k\Omega$


$$I_1 = \frac{1V - 0.55V}{1k\Omega} = 450\mu A$$

$$I_3 = 1mA - I_1 = 550\mu A$$

$$I_{M3} = 550\mu A$$

Problem 2 (30 points)

Assume that the limiting amplifier below consists of cascaded identical single-pole amplifier stages, with gain  $A_{vs}$  and bandwidth  $\omega_{3dBs}$ .



- a) Design the limiting amplifier to achieve a 46dB total gain and 25GHz total bandwidth with the minimum per-stage gain-bandwidth product. Give the stage number and the per-stage gain and bandwidth. Also compute the per-stage gain-bandwidth product.

For minimum per-stage GBW (maximum GBW w/ a certain stage GBW)

$$n_{opt} = 2 \ln(G_{tot}) = 2 \ln(200) = 10.6 \Rightarrow \text{Use 11 stages}$$

$$w/n = 11 \quad A_{vs} = \sqrt[11]{200} = 1.62$$

$$\omega_{3dB_{tot}} = \omega_{3dB_s} \sqrt{2^{1/n} - 1} \Rightarrow \omega_{3dB_s} = \frac{\omega_{3dB_{tot}}}{\sqrt{2^{1/n} - 1}}$$

$$\omega_{3dB_s} = \frac{2\pi(25 \text{ GHz})}{\sqrt{2^{1/11} - 1}} = 616 \text{ Grad/s} = 98.06 \text{ GHz}$$


$$n = 11$$

$$A_{vs} = 1.62$$


$$\omega_{3dB_s} = 616 \text{ Grad/s} \\ (98.06 \text{ GHz})$$

$$GBW_s = 9976 \text{ grad}$$

- b) Assume that the simple differential amplifier stage shown below can only achieve a  $(159 \text{ GHz})$  maximum  $GBW_s = 100 \text{ GHz}$ . Propose a change to the stage design below to achieve the required  $GBW_s$  from part (a).



One possible approach is to add shunt peaking




$$w/L = \frac{R^2 C}{2.41} \text{ can increase}$$

BW by 72%

w/ no peaking in magnitude response

Problem 3 (35 points)

A 25Gb/s optical interconnect system uses a ring resonator modulator transmitter that can achieve a 10dB extinction ratio to transmit data over a 2km fiber. The optical receiver has 1kΩ gain and the following noise/offset components shown below. The link has an additional total coupling and insertion loss of 6dB. Assume that we can neglect the photodetector noise and fiber dispersion.



$$Input \ i_1^{rms} = \sqrt{(2 \mu A)^2 + \left(\frac{1 mV}{1 k\Omega}\right)^2} = 2.24 \mu A$$

$$P_{sens} = \frac{Q i_{in,rms}}{R} = \frac{(7.035)(2.24 \mu A)}{0.8 A/W} = 19.7 \mu W = -17.1 dBm$$

a) What is the required CW Laser output power to achieve a BER=10<sup>-12</sup>?

Loss/Penalties: \* Offset →  $V_{spp} = (1k\Omega)(2)(7.035)(2.24 \mu A) = 31.5 mV$

$$\delta = \frac{1 mV}{31.5 mV} = 0.032 \quad PP_{offset} = 1 + 2\delta = 1.063 = 0.27 dB$$

\* Fiber loss =  $(0.4 dB/km)(2 km) = 0.8 dB$       \* Coupling/Ins = 6 dB

\*  $PP_{ER} = \frac{ER+1}{ER-1} = \frac{10+1}{10-1} = 1.222 = 0.87 dB$       Total Loss/Penalties = 7.94 dB

$$\frac{P_1 + \frac{P_1}{10}}{2} = 12 \mu W$$

$$P_{Tx} = \frac{P_{sens}}{Loss/Penalties} = -17.1 dBm + 7.94 dB = -9.16 dBm = 12 \mu W$$

$$P_{CW} = -6.56 dBm = 22 \mu W$$

b) Assume that the CW laser has a 10% wall-plug efficiency, the TX power efficiency is 1pJ/bit, and the RX power efficiency is 0.7pJ/bit. What is the total link power efficiency?

$$CW \text{ laser Power} = \frac{22 \mu W}{0.1} = 2.21 mW$$

$$TX \text{ Power} = 25 mW$$

$$RX \text{ Power} = 17.5 mW$$

$$P_{eff} = \frac{4.272}{256 b/s} = 1.71 pJ/bit$$

c) Now assume that the coupling and insertion loss component, which was previously 6dB, increases to 15dB. What is the total link power efficiency now?

Now  $P_{CW}$  must increase by 9 dB →  $P_{CW} = 2.44 dBm = 1.75 mW$

$$CW \text{ laser Power} = \frac{1.75 mW}{0.1} = 17.5 mW$$

$$P_{eff} = \frac{60 mW}{256 b/s} = 2.4 pJ/bit$$

**Scratch Paper**