# Verilog-A Models

- The model files are located at /homes/faculty/shared/ECEN689\_605
- Upload models to your Cadence library
- Add models in schematics like instances

🔟 Library Manager: WorkArea: /home/binhao/design		
Elle Edit View Design Manager Help cadence		
Show Categories Show Files Ubrary Ubrary	Cell	-View
PAD PRBS PRBS_LMR2hi PRE_EMPHASIS PRE_EMPHASIS PRE_EMPHASIS PRE_EMPHASIS PRE_EMPHASIS PRE_EMPHASIS PRE_EMPHASIS PROTON Ring_driver_tageout Ring_driver_tageout Ring_driver_tageout Ring_driver_tageout Ring_driver_tageout Ring_driver_tageout Ring_driver_tageout Scan_Chain SCANCHAIN_TEST Scan_Chain Scan_Chain ScanChain Figure Ring_Uvice Proton Proto	Carrier_injection_ring Corrier_injection_ring VOSel	Vlew         Lock         Size         24k           symbol         24k         9k         9k

### VCSEL Model

### Verilog-A model symbol



Model parameters (bias current (Ib) and ambient temperature (Ts)) can be edited by users. Ib should be the same as your driver bias current.

### VCSEL Model

#### • Testbench schematic example



# **Carrier-Injection Ring Model**

#### Verilog-A model symbol



A model parameter (laser wavelength (lamda)) can be edited by users. Keep it as the default value in most cases, but it can be a variable if you want to achieve optical transmission curve.

### **Carrier-Injection Ring Model**

• Testbench schematic example



# **Carrier-Depletion Ring Model**

### Verilog-A model symbol



A model parameter (laser wavelength (lamda)) can be edited by users. Keep it as the default value in most cases, but it can be a variable if you want to achieve optical transmission curve.

# **Carrier-Depletion Ring Model**

• Testbench schematic example

